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ABSTRACT 
Phase-Locked Loop or in short PLL is a vital part in electronics system 
mainly in communication system in getting back the transmitted signal. As a whole, 
it is basically a closed loop frequency control system where its function is based on 
the phase sensitive detection of phase difference between the input signal 
(transmitted signal) and the output of the controlled oscillation. Although the system 
had been around since 1930's, implemented by the French Engineer, H. De 
Bellescise, but still, until today further development is in progress in achieving better 
response and performance in retrieving and synchronising transmitted signals. The 
purpose of this project is to familiarise in designing and constructing a 30 MHz 
Phase-Locked Loop Coherent Receiver by computer simulation, taking account the 
requirements for each building block of a PLL system, the stability of the system and 
the response of the system. To achieve this, the process includes simple and direct 
calculations, and circuit simulations observation. Results are represented in graphs 
and are analysed. 
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CHAPTER I 
INTRODUCTION 
1.1 IIistOl:Y 
Phase-Locked Loop has been implemented by a French Engineer in 1932. 
This system replaced several other receiver system inventions, namely the super 
heterodyne radio receiver and later the homo dyne or synchrodyne receivers. The 
"old" radio receivers first invented in 1918 by E. H. Armstrong while serving the 
Army Signal Corps in France. These classic designs consist of local oscillator, a 
mixer and audio amplifier. Their basic concept of operation was when the input 
signal and local oscillator were mixed at the same phase and frequency, the output 
was an exact audio representation of the modulated carrier. 
It was considered a perfect system initially, but then the synchronous 
reception became difficult due to tiny drift in frequency of the local oscillator after a 
period of time in operation. Phase-Locked Loop is an evolution to solving oscillator 
problems. The key to the successful system is providing correction voltage feedback 
(or also known as Error Voltage signal) to the oscillator from the phase detector and 
thus keeping it on the right frequency. Although the homo dyne or synchrodyne 
receivers seemed superior to the super heterodyne receivers, the cost of constructing 
Phase-Locked Loop circuit outweighed its advantages that made the Phase-
Locked Loop became more popular among designers and manufacturers. 
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In 1940's, the first commonly usage of Phase-Locked Loop was in the 
synchronisation of the horizontal and vertical sweep oscillators for television system. 
Since then, the electronic phase-locked loop principle has been extended to other 
,applications. AM and FM Demodulators, FSK Decoder, Touch-Tone® Decoder, 
, motor speed controller, Robotics and Radio Control transmitter and receivers. In the 
wireless world, Phase-Locked Loop is used for 
1. Carrier Synchronisation 
2. Carrier Recovery 
3. Frequency division and multiplication 
4. Demodulation 
The first Phase-Locked Loops were analogue but since 1970' s, integrated circuits 
have been available to perform the same functions on a chip. These are called digital 
PLLs. There are 4 different types ofPLLs. 
1. The Linear or Analogue PLL (LPLL) 
2. The Digital PLL (DPLL) 
3. The All-Digital PLL (ADPLL) 
4. Software PLL (SPLL) 
The concept basis behind each of the first three is the same. They are specified 
by the same standard parameters such as loop bandwidth and damping factor. But 
Software PLL is usually implemented by a microcontroller, microcomputer or digital 
signal processor (DSP), it is generally considered to be an all-digital and it can 
perform like a LPLL, a DPLL or and ADPLL. Therefore SPLL is the most universal 
type ofPLL but the limitation is, it needs computer algorithm perfonning the PLL 
function to be executed at least once in every period of the input signal of the PLL 
1.2 Aim 
The purpose of this project is to familiarise with designing of a Phase 
Locked-Loop system and as a guide, the focus is on a 30MHz coherent receiver. 
1.3 Importance of Studies 
3 
The project benefits is to adopting and gaining the experience of designing a 
Phase-Locked Loop system by the practical approach and employ some fundamental 
knowledge and theories. And also engineer them in building the basic blocks of a 
Phase Locked-Loop system. 
4 
CHAPTERll 
BACKGROUND 
2.1 Revievvs 
Since the system had been invented over the past 70 years, a lot of articles 
and books had been written by numerous authors. Among them, Garth Nash, an 
Application Engineer in his "Phase-Locked Loop Design Fundamental", Application 
Note, Motorola Inc 1994. He concluded and described the basic control techniques 
required for Phase-Locked Loop design. He also presented the criteria for selection 
of the optimum type of loop and methods for establishing the desired perfonnance 
characteristics. 
Books written by R. E. Best in "Phase-Locked Loop, Design, Simulation and 
Applications", 3rd edition, McGraw Hill,1997 and "Phaselock Technique", by F. M. 
Gardner, 2nd edition, 1979, John Wiley & Sons, New York provides crucial and 
important theories in designing the Phase-Locked Loop system although they were 
deeply describing the operation of a Phase Locked-Loop system. 
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And, Mark Curtin and PaulO' Brien in their "Phase-Locked Loops for High-
Frequency Receivers and Transmitters Part 1,2 & 3" Analog Dialog 1999, 
emphasised the phase noise, reference spurs and output leakage current. Perhaps this 
can be adopted to the 30 J\1hz Phase-Locked Loop system design as their conclusion 
were based on high frequencies system. 
2.2 Scope 
The scope of this project is to study and design a 30 MHz Phase-Locked 
Loop coherent receiver by computer simulation, looking into requirements, response 
and behaviour for each individual building block of the Phase-Locked Loop. 
CHAPTERll 
OBJECTIVE 
To support the aim of this project, these are the objectives identified. 
1. To study the behaviour of the individual building block of the Phase-Locked 
Loop system i.e. The Phase Detector, the Loop Filter and the Voltage 
Controlled Oscillator. 
2. To calculate the circuit requirements using the right formulas to achieve the 
response of each building block circuit for the 30 1v1Hz Phase-Locked Loop 
coherent receiver. 
3. Simulate each circuit design of the building block of the Phase-Locked Loop 
and their combinations. At this stage, make changes or modification if 
necessary to the design. 
6 
7 
CHAPTER IV 
METHODOLOGY 
The designing uses direct approach in assembling them. By looking into the 
response of each basic building block, and the observations pursued onto the overall 
system response. In the first stage, simple calculations were made for the required 
components values. Secondly, constructing the circuit for each building block of the 
Phase-Locked Loop for computer simulations and analysing the behaviour and 
response of each building block of the Phase-Locked Loop. 
Having the advantages and capability to add non-existence components to its 
library, MultiSIM ™ & Electronics Workbench ™ (MultiSIM 2001 Education 
Version) had been chosen. The components' parameters and Spice Models can be 
easily obtained from the respective manufacturers. 
4.1 The Architecture Design 
The basic building of a Phase Locked-Loop is shown in Figure 4.1. 
Input 
,Frequency 
.. 
Phase 
Detector 
Low-Pass 
Filter 
Voltage 
Controlled 
Oscillator 
Output 
Frequency 
.. 
Figure 4.1 Basic Building Block of Phase-Locked Loop 
4.2 The Phase Detector 
In linear Phase-Locked Loop, the Phase Detector is actually a four-quadrant 
multiplier and a gain value is also associated with it. The phase Detector compares 
two input frequencies, generating an output that is the measure of the phase 
difference. (If they differ in frequency, it gives a periodic output at difference 
frequency). 
In other words, the Phase Detector produces voltages that are proportional to 
the phase difference between input signal and the signal of the Voltage Controlled 
8 
Oscillator. These voltages, after being filtered, are used as feedback, to control the 
Voltage Controlled Oscillator oscillation. 
9 
The basic construction of the circuit employed was the Gilbert Multiplier 
Cell shown in Figure 4.2 with an added current source to ensure the gain control 
(provided by Rg) and DC biasing control (provided by Rbs) for the circuit. This had 
.become an advantage of having the freedom to control the overall response and 
. performance of system at later. 
vcc 
OUTPUT 
INPUT1 
01 
INPUT2 Rg 
07 08 
Res1 Res 
Figure 4.2 The Gilbert lVlultiplier Cell 
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4.3 The Low-Pass Filter (Loop Filter) 
The basic loop filter was built from a Low-Pass passive or active filter. In 
most designs, Linear Phase-Locked Loop utilises First Order Low Pass Filter 
although many will assume there are other higher order filters which may have 
difficulties in achieving system stability. The components values were calculated 
.with respect to the required cut-off frequency and tested in the computer simulation 
along with the Phase Detector. 
Rl 
R2 
C 
• T • 
Figure 4.3 The Low-Pass Filter (Loop Filter) 
4.4 The Voltage Control Oscillator 
Basically, a Voltage Controlled Oscillator is a variable frequency oscillator 
and is made to change frequency by changing the value of one of the frequency 
determining circuits. If the input frequency is not the same to Voltage Controlled 
Oscillator frequency, the phase error signal, after being filtered causes the Voltage 
Controlled Oscillator to deviate in the direction of the input frequency. If the 
